

United States Patent and Trademark Office





UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 05/18/2004

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/757,778	01/09/2001	Jun Koyama	07977/108002/US3190D1	8473	
7590 05/18/2004		EXAMINER			
SCOTT C. HARRIS			DUONG, TAI V		
Fish & Richards Suite 500	son P.C.	ART UNIT	PAPER NUMBER		
4350 La Jolla Village Drive			2871		
San Diego, CA 92122			DATE MAILED: 05/10/2004		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Annliant	ion No	Applicant(s)				
,ι		Applicat						
Office Action Summary			09/757,778		KOYAMA ET AL.			
	Office Action Summary	Examine		Art Unit	ned			
		Tai Duo		2871	7-300			
Period fo	The MAILING DATE of this commun or Reply	ication appears on th	ie cover sheet w	ith the correspondence ac	aaress			
THE - Exte after - If the - If NO - Failu Any	ORTENED STATUTORY PERIOD F MAILING DATE OF THIS COMMUN nsions of time may be available under the provisions SIX (6) MONTHS from the mailing date of this common services of the services of th	ICATION. s of 37 CFR 1.136(a). In no enunication. 30) days, a reply within the stratutory period will apply and y will, by statute, cause the ac	vent, however, may a satutory minimum of thir will expire SIX (6) MON oplication to become Al	reply be timely filed ty (30) days will be considered time NTHS from the mailing date of this o BANDONED (35 U.S.C. § 133).	ly. communication.			
Status								
1)⊠	Responsive to communication(s) file	ed on <u>02 September</u>	<u>2003</u> .					
•	This action is FINAL . 2b)⊠ This action is non-final.							
3)								
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.							
Disposit	ion of Claims							
4)⊠	4)⊠ Claim(s) <u>1-43</u> is/are pending in the application.							
	4a) Of the above claim(s) is/are withdrawn from consideration.							
5)🖂	⊠ Claim(s) <u>23 and 31-36</u> is/are allowed.							
	Claim(s) <u>1-3,6,7,9,13,14,18,19,21,22,24,28-30 and 40-42</u> is/are rejected.							
•	7) Claim(s) 4,5,8,10-12,15-17,20,25-27,37-39 and 43 is/are objected to.							
8)	Claim(s) are subject to restrict	ction and/or election	requirement.					
Applicat	ion Papers							
9)[The specification is objected to by the	ne Examiner.						
10) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.								
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).								
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).								
11)	The oath or declaration is objected t	o by the Examiner. N	lote the attache	d Office Action or form P	TO-152.			
Priority	under 35 U.S.C. § 119							
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 08/770,785. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 								
Attachmer	nt(s)							
	ce of References Cited (PTO-892)			Summary (PTO-413)				
3) X Infor	ce of Draftsperson's Patent Drawing Review (mation Disclosure Statement(s) (PTO-1449 o er No(s)/Mail Date <u>9/2/03, 4/8/04</u> .			(s)/Mail Date Informal Patent Application (PT 	O-152)			
C Patent and								

Application/Control Number: 09/757,778

Art Unit: 2871

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after allowance or after an Office action under *Ex Parte Quayle*, 25 USPQ 74, 453 O.G. 213 (Comm'r Pat. 1935). Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, prosecution in this application has been reopened pursuant to 37 CFR 1.114. Applicant's submission filed on 9/2/03 has been entered.

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-3, 6, 7, 9, 13, 14, 18, 19, 21, 22 and 28-30 are rejected under 35 U.S.C. 102(b) as being anticipated by JP 05-158015 (AK) cited by Applicant.

Note Figs. 1, 2, 4-6 and especially Fig. 3 which identically disclose the claimed semiconductor device and method including a pattern 41 comprising a same material as the bus line LG and provided in a same layer as the bus line, wherein the pattern is provided *adjacent to* a side edge of the substrate, and wherein the bus line is apart from the pattern and the side edge of said substrate. The term "adjacent" is broadly interpreted as "close" or "near by". See discussions of the remainder of the recited features in the text. It is noted that US 5,327,267 is the English equivalent of JP 05-158015.

Application/Control Number: 09/757,778

Art Unit: 2871

Claims 24 and 40-42 are rejected under 35 U.S.C. 102(b) as being anticipated by JP 05-232511 (AL) cited by Applicant.

Note Figs. 1-3 and paragraphs 0017-0032 of the English translation which disclose all the recited steps of the instant claims, such as cutting the bus line (2, 4) from the short ring 9 without cutting said the TFT substrate to leave behind a pattern over the TFT substrate, the pattern being same as at least a part of the short ring while the pattern is free from a shorting function (Fig. 3); bonding the TFT substrate and a counter substrate together; and cutting the TFT substrate and said counter substrate along a common plane (Fig. 2), wherein the bus line cut from the short ring is apart from the pattern and the side edge of said TFT substrate (Fig. 3).

Claims 23 and 31-36 are allowed over the prior art of record because none of the prior art discloses or suggests a method comprising the steps of cutting the bus line from the short ring without cutting the substrate to leave behind a pattern over the substrate, the pattern being same as at least a part of the short ring while the pattern is free from a shorting function; and forming a sealant material over the substrate *after the cutting step*, wherein the bus line cut from the short ring is apart from the pattern and the side edge of said substrate.

Claims 4, 5, 8, 10-12, 15-17, 20, 25-27, 37-39 and 43 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Application/Control Number: 09/757,778

Art Unit: 2871

Claims 4, 5, 8, 10-12, 15-17, 20, 25-27, 37-39 and 43 are allowed over the prior art of record because none of the prior art discloses or suggests the features "a driver thin film transistor provided over said substrate and forming a driver circuit for driving said pixel thin film transistor; and a control circuit for controlling said driver circuit, wherein said control circuit is disposed at a control circuit accommodation portion of said substrate, said control circuit accommodation portion being thinner than other portions of said substrate", "a driver thin film transistor provided over said substrate and forming a driver circuit for driving said pixel thin film transistor; and a control circuit for controlling said driver circuit, wherein said control circuit is provided in said sealant material", "a driver thin film transistor provided over said substrate and forming a driver circuit for driving said pixel thin film transistor; and a control circuit for controlling said driver circuit, wherein said control circuit is provided over said substrate and adjacent to an opposite side edge of said substrate to said pattern", "packing a control circuit over said substrate for controlling a driver circuit made up of a driver thin film transistor, said driver thin film transistor being formed over said substrate for driving said pixel thin film transistor; and sealing said control circuit in said sealant material", "thinning a control circuit accommodation portion of said substrate to install therein a control circuit for controlling a driver circuit made up of a driver thin film transistor, said driver thin film transistor being formed over said substrate for driving said pixel thin film transistor".

Any inquiry concerning this communication should be directed to Tai Duong at telephone number (571) 272-2291.

The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

TOANTON
PRIMARY EXAMINER

TVD

05/04